1. Pin diagram

2. Truth table

3.VHDL language
library ieee; use ieee.std_logic_1164.all; entity jkff is port(j,k,clk : in
std_logic; q,nq : out std_logic); end jkff; architecture behave of jkff is
signal q_s,nq_s : std_logic; begin process(clk,j,k) begin if(clk'event and clk
= '1') then if(j = '0') and (k = '1') then q_s <= '0'; nq_s <= '1'; elsif(j =
'1') and (k = '0') then q_s <= '1'; nq_s <= '0'; elsif(j = '1') and (k = '1')
then q_s<= not q_s; nq_s <= not nq_s; end if; end if; q <= q_s; nq <= nq_s; end
process; end behave;

Technology
©2019-2020 Toolsou All rights reserved,
C++ of string of compare usage MySQL Basics Commonly used sentence ( Add / delete / modify query )C Language of a Gobang game implementation QT5.9 Use of learning notes QSqlQuery Method of Qt Getting Started tutorial 【 Basic controls 】QCalendarWidget calendar control java Polymorphic array of web Front end signature plug-in _signature_pad Plug in implements electronic signature function centos7 install RabbitMqspringboot use redis Experiment 4 Automated test tools - software test