library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use
ieee.std_logic_unsigned.all; --------------------------------------------------
------------------ entity counter is port( clk,ret,en : in std_logic; --
Define clock , Asynchronous reset , Synchronization enable signal cq: out std_logic_vector(3 downto 0); -- Counting result cout : out
std_logic-- Carry signal ); end counter; ------------------------------------------------
-------------------- architecture behave of counter is begin process(clk,ret,en)
variable cqi: std_logic_vector(3 downto 0); begin if ret='0' then cqi:= "0000";
-- Counter asynchronous reset elsif clk'event and clk='1' then-- Detect the rising edge of the clock if en='1' then--
Detect whether counting is allowed ( Synchronous enable )if cqi<15 then cqi:=cqi+1; else cqi:= "0000"; end if; end if; end
if; if cqi>9 then cout<='1';-- Output carry signal else cout<='0'; end if; cq<=cqi;-- The count value is output to the port
end process; end behave;

Technology
©2019-2020 Toolsou All rights reserved,
Dynamic Simple registration login interface HTML+CSS+JQCSS Implement overflow display ellipsis 802.11 CCA and NAV mechanism Programmer refused due to low salary offer,HR become shame , Netizens instantly blew up ..abaqus Value of mass scaling factor _ABAQUS Mass scaling for Java Student information management system console version C Classic topics of language —— Insert a number into the sorted array Computer level 1 multi-point , How many points can I pass the computer test level 1 VINS-Fusion run kitti stereo and stereo+GPS data TS stay vue2 Writing in the project